

# Device reliability studies using low frequency noise measurements

Hemant Rao and Gijs Bosman  
Department of Electrical and Computer Engineering  
University of Florida, Gainesville



# Outline

---


- Introduction to low frequency noise
- Devices under study
- Experimental setup
- Gate electric field stress experiment
- Channel electrical field stress experiment

# Outline

---

- *Introduction to low frequency noise*
- Devices under study
- Experimental setup
- Gate electric field stress experiment
- Channel electrical field stress experiment



# Defect spectroscopy using noise




- $\frac{1}{f^\gamma}$  noise is an excellent *interface defect* quality indicator for the channel.

$$\frac{S_I}{I^2} = \frac{\alpha_H}{Nf} \quad \text{where } \alpha_H \text{ is the Hooge parameter}$$


- Lorentzian due to random telegraph noise is an excellent *point defect* probe.



# Devices under study




- Commercial device
- Gate length ( $L_G \sim 0.65 \mu\text{m}$ )
- 10 gate finger device with 2 mm periphery.
- Ceramic packaged.



- AFRL sample
- Gate length ( $L_G \sim 0.1 \mu\text{m}$ )
- 2 gate finger device with  $W_G \sim 160 \mu\text{m}$
- Ceramic packaged.

# Stress measurement setup



- Simultaneous high current ( $\sim 4\text{A}$ ) and voltage ( $\sim 50\text{ V}$ ) stress capability.
- Both SMU and PSU are programmable for step/stress/recovery type methodologies.
- Fully automated for both stress and noise measurements.


# Outline

---

- Introduction to low frequency noise
- Devices under study
- Experimental setup
- *Gate electric field stress experiment*
- Channel electrical field stress experiment




# Gate stress experiment



- Gate stack stressed from -5V to -20V for 10 minutes each with drain and source grounded.
- Transconductance  $I_G, I_D-V_G$ , Drain and Gate current noise measured between each stress bias.
- Device disconnected to the bias supplies after stress. Noise and I-V measurements were continued for several weeks thereafter.




# DC transient effect




- Threshold voltage ( $V_T$ ) constant till  $V_G = -10$  V and then trends positive as  $V_G$  increases due to large trap filling under gate.
- $V_T$  recovers to its pre-stress level subsequently by slowly becoming more negative. This is analogous to slow de-trapping of electrons beneath the gate. (Ref. Sahoo 2003)

# DC transient effect



- Gate current during stress *decreases in magnitude* as a function of applied stress, can be explained by gate potential becoming more negative due to trap-filling under the gate stack during stress (Ref. Sahoo 2003).

# Drain noise evolution



$$\therefore \frac{S_{I_D}}{I_D^2} \cong \frac{S_{R_{CH}}}{R_{CH}^2} = \frac{\alpha_{CH}}{N_{CH} f}$$



Where,  $N_{CH} = C_{AlGaN} (V_{GS} - V_T)$

$\therefore V_{GS}$  is constant

$$\therefore V_T \downarrow \Rightarrow N_{CH} \uparrow \Rightarrow \frac{S_{I_D}}{I_D^2} \downarrow$$


- Drain current noise completely recovers to its pre-stress levels as threshold voltage becomes more negative due to de-trapping of electrons.
- *No channel degradation during or after the stress !!*

# Gate noise evolution



- *Permanent degradation of the gate current noise !!*
- Increase of trap density located at the gate edges.

# Degradation model



- Trap states are created at the GaN/AlGaN semiconductor interface during stress which leads to gate noise increase. Inverse piezo-electric effect is the possible explanation since not very high gate current densities ( $\sim 0.038 \text{ A/mm}^2$ ) are involved during stress.
- Trap levels at the  $E_{F-M}$  quasi-Fermi level are likely candidates for modulating the trap assisted gate stack tunneling current.
- The DC transient effects are due to trap filling during stress and trap emptying after stress.

# Outline

---

- Introduction to low frequency noise
- Devices under study
- Experimental setup
- Gate electric field stress experiment
- *Channel electrical field stress experiment*




# Channel stress experiment (GaN-on-Si)

---

Test	$V_{DS}$ (V)	$V_{GS}$ (V)	$P_{Dmax}$ (channel)	Stress time	Stress type
I	20	-1.7	2.3 W/mm	5 minutes	Hot carrier and self-heating
II	2	2	0.575 W/mm	30 minutes	Self-heating
III	10 to 30 step	-4	0.45 mW/mm	60 minutes	Hot-carrier



- Gate bias varied to control channel carriers and therefore, current.
- Transient and permanent changes observed in each stress condition.

# Results







# Analysis



**Degradation in the gated channel**

- Increase of trap density at the AlGaN/GaN interface.
- Hooge parameter ( $\alpha_H$ ) changed from  $\sim 10^{-3}$  to  $1.5 \times 10^{-2}$

# Channel stress experiment (GaN-on-SiC)



**Degradation in the gated channel**

- Hot carrier and self-heating stress at constant  $V_{DS} = 25V$ ,  $V_{GS}=0V$ ,  $T=160s$ , and  $P_{D\max} = 18.75W/mm$
- Hooge parameter ( $\alpha_H$ ) changed from  $\sim 10^{-3}$  to  $8.4 \times 10^{-2}$

# Conclusions

---

- Characterized permanent trap creation and migration in the gate stack after high electric field stress.
- Characterized permanent degradation in the AlGaN/GaN interface after high electric field and self-heating stress.

